


# REPORT DOCUMENTATION PAGE

Form Approved  
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DATES COVERED	
	June 26, 1995	Final Technical Reports (10/92 - 4/95)	
4. TITLE AND SUBTITLE		5. FUNDING NUMBERS	
High Speed MISFETs and Device Physics		F49620-92-J-0221 61102F 2305-CS AFOSR-TR-95 6484	
6. AUTHOR(S)		Dr. Hadis Morkoc	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)		University of Illinois Coordinated Science Laboratory 1101 W. Springfield Avenue Urbana, IL 61801	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
Air Force Office of Scientific Research Bolling Air Force Base, DC 20332-0001 Program Manager: Dr. Gerald L. Witt, AFOSR/NE		F49620-92-J-0221	
11. SUPPLEMENTARY NOTES			
12a. DISTRIBUTION/AVAILABILITY STATEMENT			
Approved for public release. Distribution unlimited.			
			
13. ABSTRACT (Maximum 200 words)			
<p>We have investigated MISFETs based on GaAs, InGaAs, and InP materials with promising potential for microwave and high speed digital applications. Using state-of-the-art MBE and vacuum connected UHV CVD, the gate dielectric layer was deposited without exposing the surface to contaminants. The insertion of a thin layer of Si between the <math>\text{Si}_3\text{N}_4</math> and GaAs and other II-V compounds led to improved interfaces. The gate dielectric quality in terms of low leakage and high breakdown voltage has been improved to a level comparable to that achieved by the thermal CVD method which must be performed at high temperatures not accessible by compound semiconductors. Our effort is directed toward the eventual realization of inversion-mode devices analogous to the traditional IC processing technologies.</p>			
DTIC QUALITY INSPECTED 5			
14. SUBJECT TERMS		15. NUMBER OF PAGES	
MISFET, GaAs, MBE, UHV PECVD, $\text{Si}_2\text{N}_4$		9	
16. PRICE CODE			
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
unclassified	unclassified	unclassified	

# Final Report for the Period of 10/92 to 4/95

for

## “HIGH SPEED HETEROSTRUCTURE MATERIALS AND DEVICES”

Grant No. F49620-92-J-0221

prepared for

Dr. Gerald L. Witt/NE  
Air Force Office of Scientific Research  
110 Duncan Avenue, Suite B115  
Bolling AFB, D.C. 20332-0001

Accession For	
NTIS	CRA&I <input checked="" type="checkbox"/>
DTIC	TAB <input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification .....	
By .....	
Distribution /	
Availability Codes	
Dist	Avail and / or Special
A-1	

by

Hadis Morkoç  
University of Illinois  
West Sprongfiled Avenie  
Urbana, IL 61801

19950727 007

During last three year we have made significant progress in the field of Metal-Insulator-Semiconductor Field-Effect Transistors (MISFETs). Our objects in this investigation was to uncover the physics underlying electrical performance, technology and know-how of GaAs MISFETs. The knowledge gained from this study demonstrates that the realization of superior performance of GaAs based FETs in switching and power applications by employing an MIS structure is a real possiblility, and that the prospect of fabrication of singular and complementary MIS devices, and circuits for commercial use should no more be automatically ruled out.

Since this project started, we have studied a number of MIS structures, including  $\text{Si}_3\text{N}_4/\text{Si}/\text{GaAs}$ ,  $\text{Si}_3\text{N}_4/\text{Si}/\text{Ge}/\text{GaAs}$ ,  $\text{Si}_3\text{N}_4/\text{Si}/\text{InGaAs}/\text{GaAs}$ ,  $\text{Si}_3\text{N}_4/\text{Si}/\text{AlGaAs}/\text{GaAs}$ ,  $\text{Si}_3\text{N}_4/\text{Si}/\text{GaP}/\text{GaAs}$ ,  $\text{Si}_3\text{N}_4/\text{Si}/\text{SiO}_2/\text{GaAs}$  structures. By employing novel MIS structures which utilize, silicon interface layer or a composite Si/Ge layer grown on GaAs, and a  $\text{Si}_3\text{N}_4$  dielectric layer, we demonstrated that device structures with interface trap densities as low as mid  $10^{10} \text{ eV}^{-1}\text{cm}^{-2}$  can be realized. It is not secret that key to the success of MOSFET technology is the high quality of silicon/insulator interfaces. Unlike the oxide growth process employed in Si technology, the insulators, such as  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$ , on III-V semiconductor need to be deposited at low temperatures using plasma-assisted technology. The unique deposition apparatus that has been installed in our laboratory, has proved that it is not only possible to maintain a highly contamination-free environment for the deposition of gate-quality insulators on III-V compound semiconductors, but also to obtain plasma-assisted insulator/semiconductor interfaces with remarkably low interface states. The insulator thickness of the MISFET structures grown in our laboratory is about 150 Å, and uniformity of the insulator surface is very high. All these have allowed our devices to be almost free of problems such as frequency dispersion, and hysteresis, and to yield marginally low gate leakage and high transconductance. Our study indicates that the gate leakage of GaAs MISFETs is lower than that of GaAs MESFETs by more than two orders of magnitude. It has been concluded that, in order to fabricate GaAs MISFETs, the first necessary step is to make a GaAs structure with unpinned GaAs surface Fermi level, and then to choose suitable surface preparation techniques. Thus it found that a sample preparation involving combined procedure for the MBE growth of III-V semiconductors (such as GaAs, InGaAs, InP, etc) and elemental semiconductors (e.g., Si, Ge, etc.), in situ sample transfer, and UHVCVD deposition of the insulator is vital to the success of III-V compound semiconductor MISFETs. A short and low temperature rapid thermal annealing of the sample should lead to the best possible results for them.

Our study of Si/SiGe modulation-doped structures was quite illiminating. We demonstrated that if an unusually thin and graded SiGe buffer layer is incorporated in the MBE grown Si(strained)/ $\text{Si}_{0.7}\text{Ge}_{0.3}$  modulation-doped structure the density of threading dislocations is reduced by an order of magnitude, and the Hall mobility is increased to about  $1800 \text{ cm}^2/\text{V.s}$  at 300K and to  $19,000\text{cm}^2/\text{V.s}$  at 77K. This may be considered as a major impediment to achieving high-electron mobility modulation-doped FETs (MODFETs). While studying Si/Ge MODFETs, we noted that negative differential resistance (NDR) occurs at gate biases above a certain threshold voltage, and that the drain voltage for the onset of NDR is dependent on the Schottky gate bias. Fundamental analyses suggest that a real space transfer of electrons from the strained Si channel to adjacent SiGe layers may be the primary cause of NDR in Si/SiGe MODFETs.

We performed experimental investigations of the effect of doping dependent bandgap grading on the uniformity of current gain in AlGaAs/GaAs heterojunction bipolar transistors. Our study indicates that an optimized doping gradient both in the emitter and the base results in improved uniformity of current gain with respect to collector current. This

study also indicates that the optimized doping gradient leads to a suppression of emitter size effects encountered in the scaling down of transistors.

In an attempt to understand the potentials of silicon carbide based bipolar transistors we carried out some a theoretical investigation to estimate their high-frequency and low-power performance. Both 6H-SiC homojunction bipolar transistors (BJTs) and 6H-SiC/3C-SiC heterjunction bipolar transistors (HBTs) were studied for a temperature range of 27°C through 450°C. The results of our simulations demonstrate that ohmic contact resistance tends to limit the high-frequency performance of both SiC BJTs and HBTs.

In this final report, we are going to emphasize our effort in the in-depth investigations of the metal-insulator structures intended for semiconductor field-effect-transistors (MISFETs). An extensive study of the current conduction mechanism in the gate dielectrics consisting of stoichiometric  $\text{Si}_3\text{N}_4$ , Si rich  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_x\text{N}_y$  was undertaken and deposition conditions leading to dielectrics with the smallest leakage current, largest breakdown fields established. Moreover, the effect of in situ annealing on the Si interlayer, the quality of which is most crucial in determining the resulting dielectric and interfacial properties, and in turn its impact on the device characteristics as pertained to transconductance, electrical activity of  $\text{SiN}_x$  and  $\text{SiO}_x\text{N}_y$  films formed as gate dielectrics. Additional investigations are pertained to passivation of GaAs surface by anodic sulfide treatments and MISFET device modeling and simulation.

For our  $\text{Si}_3\text{N}_4/\text{Si}/\text{GaAs}$  type MIS structure, the Si interlayer is crucial to the interface properties. However, Si epilayers grown at low temperatures ( $<450^\circ\text{C}$ ) lack the quality needed. An increase in growth temperature certainly improves the quality of Si, but also leads to a higher desorption rate of As from the GaAs surface. In order to circumvent the dilemma, we employed a new approach: low temperature deposition ( $300^\circ\text{C}$ ) and in situ anneal of the as-deposited Si ( $650^\circ\text{C}$ ). Low temperature Si deposition ensures the stoichiometry of GaAs, and the high temperature annealing improves the quality of Si. The samples with this in situ annealing step showed excellent and reproducible interfacial properties. The interface trap densities are around  $9 \times 10^{10} \text{ eV}^{-1}\text{cm}^{-2}$ .

By employing Si interlayer or a composite Si/Ge layer in between GaAs and  $\text{Si}_3\text{N}_4$  dielectrics, we have demonstrated the MIS structure capacitors with interface trap density as low as mid  $10^{10} \text{ eV}^{-1}\text{cm}^{-2}$ . In the meanwhile, we have achieved the transconductance as high as 220mS/mm for a  $5\mu\text{m}$  gate length GaAs channel device and 170mS/mm for a  $3\mu\text{m}$  gate length InGaAs channel device with almost perfect pinch-off characteristics. However, more often the  $\text{Si}_3\text{N}_4/\text{Si}/\text{GaAs}$  and  $\text{Si}_3\text{N}_4/\text{Si}/\text{Ge}/\text{GaAs}$  structures MISFET devices show abnormal two peak transconductance behavior caused by the incomplete pinch-off. In order to find out the origin, high frequency C-V, G-V, and dc I-V characteristics investigations have been performed directly on these different structures of devices. The research shows that  $\text{Si}_3\text{N}_4/\text{Si}/\text{In}_{0.05}\text{Ga}_{0.95}\text{As}/\text{GaAs}$  structure devices distinguish themselves by different generation-recombination mechanism dominating the loss. The absence of conductance peaks in depletion and weak inversion indicates that there are no significant interface states existing in the midgap of near midgap regions, and may explain why this kind of structure of devices does not have two peak phenomena observed.

Most recent effort was directed toward the improvement of the gate dielectric quality by reducing the bulk trap density, which is believed to be a primary factor in affecting the threshold voltage stability and the hysteresis. Silicon nitride films were chosen as a gate dielectric because of the larger dielectric constant afforded than that of silicon dioxide,

which results in a larger gate insulator capacitance and hence smaller threshold voltage shift - for the same defect trap charge- and larger transconductance as compared to  $\text{SiO}_2$  itself. Stoichiometric silicon nitride ( $\text{Si}_3\text{N}_4$ ) has been known to have the least bulk defects among the various forms of silicon nitride, and have both higher dielectric breakdown field and lower leakage current than non-stoichiometric films. In order to reduce the bulk trap density in the insulator, which would have the beneficial outcome of threshold voltage stabilization, we have optimized deposition conditions to yield stoichiometric silicon nitride established the process window within which stoichiometric silicon nitride films can readily be obtained. The optimized stoichiometric silicon nitride exhibited a refractive index of 1.9-2.0, Si/N solid ratio of 0.75, no excess Si-Si bond, and hydrogen concentration less than  $3 \times 10^{21}$  atoms/cm<sup>3</sup>. A leakage current of less than 100pA/cm<sup>2</sup> at an electric field of 2MV/cm, a resistivity of larger than  $4 \times 10^{17}$  cm, and a breakdown strength of 6-11MV/cm at a current density of 1A/cm<sup>2</sup> characterized the properties of the films obtained. These properties of  $\text{Si}_3\text{N}_4$  are comparable to the stoichiometric silicon nitride prepared by the thermal CVD method at high temperature ( $>700^\circ\text{C}$ ).

Silicon-nitrogen bond configuration is rather rigid and imperfections are not easily compensated for. In order to circumvent this problem we incorporated small amounts of oxygen in the films. The Si-O bonds can tailor themselves so as to avoid the formation of dangling bonds. Consequently, the breakdown strength and the leakage current of our dielectric films improved considerably. For example, the breakdown strength is consistently above 8 MV/cm. We found that the conduction mechanism in silicon nitride ( $\text{SiN}_x$ ) and silicon oxynitride ( $\text{SiO}_x\text{N}_y$ ) is a function of composition, namely the Si/N and/or N/O ratios in the film. We studied three different samples: Si-rich, stoichiometric, and oxynitride sample is dominated by the Fowler-Nordheim tunneling; the Si-rich sample by the Frenkel-Poole emission. On the other hand, the stoichiometric silicon nitride sample shows a Frenkel-Poole regime at intermediate fields and a Fowler-Nordheim regime at high fields. We are in the process of investigating the fundamentals behind these behaviors in terms of microstructures in silicon nitride and oxide.

In a parallel effort, InP-based MIS structures were utilized to analyze the interface quality of the  $\text{Si}_3\text{N}_4/\text{InP}$  and  $\text{Si}_3\text{N}_4/\text{Si}/\text{InP}$  capacitors. Homoepitaxial layers of n-type InP were grown on n<sup>+</sup>-InP substrates using In and PH<sub>3</sub> followed by the deposition of Si and  $\text{Si}_3\text{N}_4$  in the ultrahigh vacuum connected UHVCVD system. The capacitor having pseudomorphic Si interlayer combined with low temperature deposition of the  $\text{Si}_3\text{N}_4/\text{Si}$  layer showed much improved interface quality with very small hysteresis( $<10\text{mV}$ ). An important observation in InP-based MIS interface is the pronounced frequency dispersion in the depletion-inversion region. This is under investigation, but suffice it to say that minority carrier generation is involved in some fashion.

In order to investigate GaAs surfaces further, we employed sulfide treatment which is applied by anodic means. Schottky contacts were formed on anodically treated n-GaAs. It was found that the Schottky barrier is lowered by at least 200meV due to the passivation of the surface of GaAs confirming a notable reduction in the interface trap density. The stability of the anodic sulfide passivation is studied in detail. The Schottky barrier height is not stable for samples treated at small current density (83A/cm<sup>2</sup>) but much more stable for samples treated at large current densities ( $\sim 1\text{mA}/\text{cm}^2$ ). The stability of the passivation is sensitive to photon energy. For longer wavelength ( $\lambda=524\text{nm}$ ) illumination, the passivation is rather stable, while for shorter wavelength ( $\lambda=325\text{nm}$ ) illumination, the passivation is not stable. These can be explained by photon-assisted oxidation effect. In view of the C-V and PL measurements, the optimum anodic current density for passivation should be

1mA/cm<sup>2</sup>. Comparing with the treatments by dipping samples into (NH<sub>4</sub>)<sub>2</sub>S solution, the stability of anodic sulfide passivation technique with our high quality Si<sub>3</sub>N<sub>4</sub> dielectric deposited by our ECR PECVD system, it is very possible to further improve our MIS structures.

We also carried out theoretical modeling of the current-voltage characteristics of MISFETs utilizing III-V materials such as GaAs, InGaAs, InP and their alloys. The modeling is general enough also to be applicable to the MISFETs from wide-bandgap nitridess (e.g., GaN and its alloys with InN and AlN). One of the objectives of this modeling is to provide guidelines to the experimental activities carried in parallel by experimentalists of our group. Our preliminary calculation based on analytical modeling demonstrates that the gate potential generated in both enhancement-type and depletion-type MISFETs. The calculation indicates that the inversion (accumulation) layer width in MISFETs ranges between 10 and 100Å depending on the doping and gate voltage, and that the interface surface states play an important role in determining the surface potential. A more accurate quasi two-dimensional model is being developed for determining the density of electrons and potential distribution for lowly doped and intrinsic semiconductor. It is expected to assist in exploring the possibility of ballistic current in very short channel MISFET. Initial efforts included a study of MIS diodes in order to calculate the effect of trap densities at the interface, which is especially important for GaAs based MISFETs.

In a summary, we have made significant progress in the development of new class of III-V MISFET devices. To date semiconductor dielectric with interface state densities in the mid 10<sup>10</sup> cm<sup>-2</sup> eV<sup>-1</sup> already obtained. When the deposition conditions of the interface matching Si alyer and the dielectric are controlled carefully, hysteresis and most importantly the notorious frequency dispersion are reduced to the point that optimism for reliable devices can be had.

### **Selected List of publications supported by AFOSR**

#### **Journal Articles**

1. G. L. Zhou, and H. Morkoç, "Si/SiGe Heterostructures and Devices," *Thin Solid Films*, 231(1-2), pp. 125-142, August 25, 1993.
2. D.S.L. Mui, Z. Wang, D. Biswas, A.L. Demirel, N. Teraguchi, J. Reed, and Morkoç, Si<sub>3</sub>N<sub>4</sub>/Si/In0.53Ga0.47As depletion-mode metal-insulator-semiconductor field-effect transistors with improved stability, *Appl. Phys. Lett.* 62, 3291 (1993).
3. D .S. L. Mui, Z. Wang, and H. Morkoç, "A Review of III-V Semiconductor Based Metal-Insulator-Semiconductor Structures and Devices," *Thin Solid Films*, 231(1-2), pp. 107-125, August 25, 1993.
4. G.L. Zhou, Z. Ma, J. Reed, M.E. Lin, L.H. Allen and H. Morkoç, "Si/SiGe Modulation Doped Structures with Thin Buffer Layers: Effect of Substrate Orientation, *Appl. Phys. Lett.*, 63(15), pp. 2094-2096, Oct. 11, 1993.
5. F.Y. Huang, T.C. Shen and H. Morkoç, "Quantum Tunneling of Electrons Through Superlattices in Metal-Semiconductor Ohmic Contacts," *Solid State Electronics*, 36(10), pp. 1375-1378, 1993.

6. Z. Wang, M.E. Lin, D. Biswas, B. Mazhari, N. Teraguchi, Z. Fan, X. Gui and H. Morkoç, "Si<sub>3</sub>N<sub>4</sub>/Si/n-GaAs Capacitor with Minimum Interface Density in the 10<sup>10</sup> eV<sup>-1</sup> cm<sup>-2</sup> Range," *Appl. Phys. Lett.*, 62 (23), June 7, 1993
7. J. Reed, G. B. Gao, A. Botchkarev, and H. Morkoç, Morkoç, "Si<sub>3</sub>N<sub>4</sub>/Si/Ge/GaAs metal insulator semiconductor structures grown by *in situ* chemical vapor deposition," *J. Appl. Phys.* , Vol 75. No. 3. pp. 1826-1828, (1994).
8. D. Park, J. Reed, M. Tao, K. Suzue, Z. Fan, A. Botchkarev, J. Chey, J. Van Nostrand, D. Cahill, and H. Morkoç, "MBE and CVD Deposited Metal Insulator GaAs Structures with Low Interface Traps " Proc. of Eight International Conference on Molecular Beam Epitaxy, Agust 28-Sept.2, 1994.
9. A. Botchkarev, A. Salvador, B. Sverdlov, J. Myoung, and H. Morkoç, "Properties of GaN Films Grown Under Ga and N Rich Conditions with Plasma Enhanced MBE" *J. Appl. Phys.* Vol. 77, pp4455-4458, 1995
10. J. Reed, M. Tao, D. G. Park, A. Botchkarev, Z. Fan, S. K. Suzue, D. Li, G. B. Gao, S. J. Chey, J. E. Van Nostrand, D. G. Cahill and H. Morkoç, "Characteristics of *in situ* deposited GaAs Metal Insulator Semiconductor Structures", *Solid State Electronics*, Vol. 38, pp. 1351-1357, (1995).
11. H. Morkoç and S. N. Mohammad, " High Luminosity Blue and Blue-Green Light Emitting Diodes in the Gallium Nitride Semiconductor System" *Science*, Vol. 267, pp. 51-55, 1995.
12. A. Botchkarev, A. Salvador, B. Sverdlov, and H. Morkoç, "Recipe for GaN growth procedure by MBE", in *Handbook of Thin Film Process Technology* Edited by D. Glocker and S. I. Shah Published by Institute of Physics Publishing. in press.
13. Samuel Strite and Hadi Morkoç, "Recipe for the MBE Growth of GaAs/Ge Heterostructures," in *Handbook of Thin Film Process Technology* Edited by D. Glocker and S. I. Shah Published by Institute of Physics Publishing. in press.
14. M. Tao, A. E. Botchkarev, D. G. Park, J. Reed, S. Jay Chey, Joseph E. Van Nostrand, David G. Cahill, and H. Morkoç, "Improved Si<sub>3</sub>N<sub>4</sub>/Si/ GaAs metal-insulator-semiconductor interfaces by *in-situ* anneal of the as-deposited Si" *J. Appl. Phys.* Vol. 77, pp4113-4115, 1995.
15. G. B. Gao, G. M. Martin, and H. Morkoç, "III-V Compound Semiconductor Heterojunction Bipolar Transistors", in "International Journal of High Speed Electronics and Systems", Vol. 6, No. 1, March 1995 and in "International Journal of High Speed Electronics and Systems", in "Compound Semiconductor Electronics: The Age of Maturity" Ed. M. S. Shur, World Scientific Publishing Company. 1995.
16. S. Noor Mohammad, J. Chen, J-I Chyi, and H. Morkoç, "Improved Current -Voltage Characteristics of Graded-Gap AlGaAs/GaAs Heterojunction Bipolar Transistors Grown by Molecular Beam Epitaxy, *Appl. Phys. Lett.* , pending.
17. J. Reed, Z. Fan, G-B. Gao, A. Botchkarev, "GaAs Metal-Insulator- Semiconductor Capacitors and High Transconductance Metal Insulator Semiconductor Field Effect Transistors ", *Appl. Phys. Lett.* Vol. 64, No.20, pp. 2706-2708, (1994).

18. H. Morkoç, S. Strite, G. B. Gao, M.E. Lin, B. Sverdlov, and M. Burns, "A Review of Large Bandgap SiC, III-V Nitrides, and ZnSe Based II-VI Semiconductor Structures and Devices," *J. Appl. Phys. Reviews*, Vol. 76, No. 3. pp. 1363- August (1994).
19. G. L. Zhou, F. Y. Huang, Z. F. Fan, M. E. Lin, and H. Morkoç, "Observation of Negative Differential Resistance in Strained N-type Si/SiGe MODFETs," *Solid State Electronics*, Vol. 37, No. 10, pp. 1687-1689 (1994).
20. Z. Ma, G.L. Zhou, H. Morkoç, and L.H. Allen, "Self -limiting Oxidation in the Au/Si-Ge System", *Appl. Phys. Lett.* (1994). in press.
21. G.B. Gao, J. Sterner, and H. Morkoç, "High Frequency Performance of SiC Heterojunction Bipolar Transistors," *IEEE Trans. Electron Devices*, Vol. ED-41, No. 7, pp. 1092-1097, (1994)
22. J. Reed, G. B. Gao, A. Bochkarev, and H. Morkoç, "Si<sub>3</sub>N<sub>4</sub>/Si/Ge/GaAs metal insulator semiconductor structures grown by in situ chemical vapor deposition," *J. Appl. Phys*, Vol 75. No. 3. pp. 1826-1828, (1994).
23. X. Gui, G.B. Gao and H. Morkoç, "The Effects of Surface Metallization on the Thermal Behavior of GaAs Microwave Power Devices," *IEEE Trans. on MTT*, Vol. 42, pp. 342-344, Feb., 1994.
24. M. Tao, D. Park, K. Suzue, G. B. Gao, Z. Fan, A. Botchkarev, J. Reed, J.Chey, J.Van Nostrand, D. Cahill, and H. Morkoç, "MBE and CVD Deposited Metal Insulator GaAs Structures with Low Interface Traps " *Proc. of Eight International Conference on Molecular Beam Epitaxy*, Agust 28-Sept.2, 1994.
25. S. N. Mohammad and H. Morkoç, "Compound Semiconductor Devices for Communication Applications," 1995 *IEEE Military Communication Conference*, in press.
26. S. N. Mohammad, J. -I. Chyi, J. Chen, and H. Morkoç, "Influence of Nonuniform Doping on the Uniformity of Current Gain, Base Transit Time and Related Properies of AlGaAs/GaAs Heterojunction Bipolar Transistors," *J. Applied Physic*, in press.
27. S. N. Mohammad and H. Morkoç, "Base Transit Time of GaN/InGaN Heterojunction Bipolar Transistors," Submitted to *J. Applied Physics*.
28. S. N. Mohammad, A. Salvador and H. Morkoç, "Emerging Gallium Nitride Based Devices," Submitted to *IEEE Proceedings*.
29. M. Tao and H. Morkoç, "Physical Mechanisms underlying Silicon Nitride Deposition by PECVD Method," Submitted to *Physics Review*.
30. Z. Chen, S. N. Mohammad, W. Kim, A. Salvador, O. Aktas, and H. Morkoç, "Schottky Barriers on Anodic-Sulfide-Passivated GaAs and Their Stability," Submitted to *J. Applied Physics*.
31. D. G. Park, M.Tao, D. Li, A. E. Botchkarev, Z. Fan, H. Liang, Z. Wang, G.A. Martin, J. R. Abelson, A. Rockett, and H. Morkoç, "Physical and electrical properties

of stoichiometric silicon nitride films prepared by electron cyclotron resonance remote plasma assisted chemical vapor deposition," Submitted to *J. Applied Physics*.

32. M. Tao, D. G. Park, S. N. Mohammad, D. Li, A. E. Botchkarev, and H. Morkoç, "Conduction Mechanisms in Si-rich, stoichiometric, and oxy-silicon nitrides," Submitted to *Philosophical Magazine*.

**Conference Papers**

1. H.W. Yoon, D.R. Wake, J.P. Wolfe, A. Salvador and H. Morkoç, "Photoluminescence Spectra and Transport of Carriers in Asymmetric Coupled GaAs/AlGaAs Quantum Wells," Presented at 1993 March Meeting of *American Physical Society*, March 22-26, 1993.
2. Z. Ma, T.C. Shen, G.L. Zhou, H. Morkoç and L.H. Allen, "Wafer Bonding for Hybrid Integration Technology Using Solid-State Reactions," *Mat. Res. Symp. Proc.* Vol. 314, pp 241,(1993) Based on a Paper Presented at Spring 1993 Seattle, WA.
3. H. Morkoç, "Recent Developments in GaN Based Devices," presented at the 1993 International Semiconductor Device Research Symposium, Dec. 1-3, 1993, Charlottesville, VA.
4. J. Reed, A. Bochkarev, G.B. Gao, and H. Morkoç, "GaAs Interface Engineering: The Si/Ge Interlayer," presented at the 1993 International Semiconductor Device Research Symposium, Dec. 1-3, 1993, Charlottesville, VA.
5. J. Reed, A. Bochkarev, G.B. Gao, and H. Morkoç, "GaAs and Ge/GaAs Metal Insulator Semiconductor Structures Incorporating Pseudomorphic Si/Ge and/or Si Interlayers," *Int. Semiconduct. Dev. Res. Symp.*, (Charlottesville, VA. Dec. 1993)
6. Z. Ma, M.E. Lin, H. Morkoç and L.H. Allen, "Correlations of Electrical Properties with Interfacial Structures in Low Resistance Ohmic Contacts to GaN," *Mat. Res. Symp. Proc.* Vol. 339, pp ..... (1994) Presented at MRS Fall 1993 Meeting., Boston, MA.
7. D. Chandrasekhar, D.J. Smith, S. Strite, M. E. Lin, and H. Morkoç, "Characterization of Group III- Nitrides by High Resolution Electron Microscopy", Proc. of 52 nd Ann. Meet. Microscopy Soc. of America, San Francisco Press, New Orleans, LA, August 1994. in press.
8. Z. Ma, M. E. Lin, H. Morkoç and L. H. Allen, "Correlation of Electrical Properties With Interfacial Structure in Low Resistance Ohmic Contacts to GaN" Materials Research Society Spring Meeting Proceedings, Paper D10.2, April 4-8, 1994, San Francisco, ONR
9. H. Morkoç, "Advances in GaN Based III-V Nitrides and Devices" Proceeding of the 8th Conference on Semi-Insulating Materials, June 6-10, 1994, Warsaw, Poland. INVITED.
10. J. Reed, M. Tao, D. Park, K. Suzue, Z. Fan, A. Botchkarev, J. Chey, J. Van Nostrand, D. Cahill, and H. Morkoç, "MBE and CVD Deposited Metal Insulator GaAs Structures with Low Interface Traps" Proc. of Eight International Conference on Molecular Beam Epitaxy, Agust 28-Sept.2, 1994.
11. J. Reed, M. Tao, D. Park, K. Suzue, Z. Fan, A. Botchkarev, J. Chey, J. Van Nostrand, D. Cahill, and H. Morkoç, "MBE and CVD Deposited Metal Insulator GaAs Structures with Low

Interface Traps " *Proc. of Eighth International Conference on Molecular Beam Epitaxy*, Agust 28-Sept.2, 1994.